Abstract-Ferroelectric Si-doped HfO 2 thin films are integrated into three different device stacks with a p+ Ge substrate, a p+ Si substrate, and a TaN bottom metal gate. The ferroelectric behavior of the Si-doped HfO 2 thin films is strongly dependent on the bottom interfaces. The Si-doped HfO 2 thin films have favorably improved ferroelectric properties on the p+ Ge substrate due to the lack of a dielectric interfacial layer between HfO 2 and Ge. The low-voltage operation and cycling stability of Si-doped HfO 2 ferroelectric thin films on Ge can lead to the realization of high performance, robust Ge ferroelectric field-effect transistors for nonvolatile memory applications.
I. INTRODUCTION
F ERROELECTRIC HfO 2 -based thin films are compelling candidates for the realization of CMOS-compatible ferroelectric field effect transistors (FeFETs) due to the highly conformal atomic layer deposition (ALD) process and its potential for scaling [1] , [2] . FeFETs remain one of the most intriguing emerging memory technologies due to its small 1-transistor (1T) memory cell when compared to ferroelectric random access memory (FRAM) architectures with 1 transistor -1 capacitor (1T/1C) and 2T/2C cells [3] . However, FeFETs have remained an elusive memory technology due to the poor compatibility of conventional perovskite ferroelectrics on Si and the emergence of strong depolarizing fields arising from the growth of interfacial layers [4] .
Recent efforts have demonstrated the feasibility of using Si-doped HfO 2 as the ferroelectric gate in FeFETs [1] , [2] , [5] . In each of those studies, a SiON interfacial layer was grown in between the Si substrate and the ferroelectric Si-doped HfO 2 thin film to form a metal-ferroelectricinsulator-semiconductor (MFIS) stack. The SiON interfacial layer (IL) ultimately leads to control of IL growth during annealing, but this comes at the cost of increasing the operating voltage [2] . Thus, despite the excellent CMOS compatibility of HfO 2 -based ferroelectrics on Si, the interfacial layer between the ferroelectric Si-doped HfO 2 thin films and the Si channel still remains a reliability concern [6] .
One alternative is to use a different semiconductor material as the template for the ferroelectric field effect transistor such as Ge which is a candidate for future p-type FETs due to its high hole mobility [7] . High temperature anneals of HfO 2 on Ge leads to less interfacial layer growth than HfO 2 on Si [8] and ferroelectric HfO 2 -based gates should be able to leverage the improved thermal stability of the Ge interface toward more robust FeFETs in the metal-ferroelectric-semiconductor (MFS) stack structure. Aiming in this direction, we report results comparing ferroelectric Si-doped HfO 2 thin films on p+ Si and p+ Ge substrates and demonstrate that ferroelectric HfO 2 on Ge exhibits lower voltage operation similar to TaN/HfO 2 :Si/TaN metal-ferroelectric-metal (MFM) device performance. The enhanced device properties of ferroelectric Si-doped HfO 2 thin films on Ge are thus presented as a path forward for the realization of Ge-based ferroelectric field effect transistors with improved reliability characteristics and low voltage operation.
II. EXPERIMENT
Highly doped p+ (0.001-0.005 -cm) Si (100) substrates underwent a buffered oxide etch (BOE) to remove the native SiO 2 layer, and (0.008-0.05 -cm) Ge (100) 6°towards (111) p+ wafers were dipped in 49 wt. % HF. A self-limiting SiO 2 layer was grown in ultrapure ozonized water on the Si substrate. For the TaN metal-ferroelectric-metal (MFM) stack, 8.5 nm TaN top and bottom electrodes were deposited by RF sputtering. Si-doped HfO 2 thin films were deposited by plasma enhanced atomic layer deposition (PEALD) at 200°C using Tetrakis(dimethylamino)hafnium and Tris(dimethylamino)-silane with a 16:1 HfO 2 :SiO 2 layering ratio. The Si content was measured to be 1.6 mol. % by time-of-flight secondary ion mass spectrometry. All stacks underwent an 800°C 20 s post-metallization anneal in N 2 to crystallize the Si-doped HfO 2 thin films. 50 nm Pt contacts were sputtered on TaN and served as a hard mask to 0741-3106 © 2015 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. define the capacitor geometry. High-resolution cross-sectional transmission electron microscopy (HR-XTEM) was performed to examine the structure of the stacks using a JEOL 2010F transmission electron microscope. Hysteresis measurements were carried out at 1 kHz using a Sawyer-Tower circuit with a 220 nF capacitor connected to the top contact. The switching kinetics were studied with a 50 resistor in series with the ferroelectric capacitors to extract the switching current profiles and switched charge as a function of pulse width.
III. RESULTS AND DISCUSSION
HR-XTEM cross-sectional images show the Ge MFS, TaN MFM, and Si MFIS stack structures in Fig. 1 . The interface between the crystalline Si-doped HfO 2 thin film and the Ge substrate is atomically abrupt as shown in Fig. 1(a) , with possible indications of local epitaxial growth as shown by the inset. Local epitaxial growth of ZrO 2 , which shares many chemical and structural similarities to HfO 2 , has been previously reported on Ge [9] . An approximately 1.5 nm thick SiO 2 interfacial layer is seen in the Si MFIS stack shown in Fig. 1(c) . Oxidation of the bottom TaN interface is also observed in Fig. 1(b) .
The hysteresis characteristics of the three stacks show significant differences in the properties of the ferroelectric Si-doped HfO 2 thin films, Fig. 2(a) . The TaN MFM exhibits a positive bias shift (imprint) which is due to positively charged oxygen vacancies at the oxidized TaN bottom electrode interface [10] . 3.5 V was insufficient to reverse nucleate domains within the Si MFIS capacitor which resulted in sub-loop behavior with a small P r , but the Si MFIS devices reach a P r of 10 μC/cm 2 with an applied bias of 5.5V. The Ge MFS ferroelectric characteristics are improved compared to the other two device stacks with a nearly symmetric hysteresis loop and a P r of 10 μC/cm 2 at 3.5 V. Cycling characteristics confirm that the Ge MFS devices have stable ferroelectric characteristics whereas the TaN MFM shows the 'wake-up' effect with an increase in P r with voltage cycling, Fig. 2(b) . The increase in P r during wake-up is attributable to the migration of defect charges from the electrode interfaces and has been hypothesized to originate from structural changes in the Si-doped HfO 2 thin films during cycling [10] . The Si MFIS sub-loop operation during cycling is hindered by fatigue. The maximum number of cycles was limited by breakdown in the Ge MFS and TaN MFM capacitor stacks.
The ferroelectric behavior in HfO 2 -based films has been attributed to a polar orthorhombic (Pca2 1 ) phase [11] . Grazing incidence x-ray diffraction (GIXRD) of HfO 2 -based films has been used to confirm the possible existence of the Pca2 1 phase in Si doped HfO 2 films, Fig. 3 . The sharp reflections at ∼50 and ∼55 2θ in MFIS and MFM films are attributed to the signal from the single crystal quartz sample holder.
The switching kinetics of the Si-doped HfO 2 thin films in the Ge MFS device follow a logarithmic dependence on pulse width, Fig. 4(a) . Extrapolating to a 100 ns pulse width at 4 V predicts the switched charge (P sw ) to be > 15 μC/cm 2 which is promising for high-speed operation of Ge-based FeFET devices. Furthermore, the lower voltage needed to reverse nucleate domains in the Ge MFS compared to the Si MFIS will ultimately lead to lower power operation for Ge based FeFETs incorporating ferroelectric Si-doped HfO 2 . Improved same state data margins have been observed in the Ge MFS compared to the Si MFIS for bakes in ambient atmosphere up to 175°C for 300 s, likely due to improvements in the interfacial layer. Reducing the thickness of the interfacial layer or preventing it altogether can reduce the depolarization field in FeFETs [4] . The intrinsically high mobility of p-type Ge FETs may enable HfO 2 -based MFS FeFET devices for the next generation of high-density, high performance nonvolatile memory devices.
IV. CONCLUSION
Three different device stacks consisting of a Si p+ MFIS, a Ge p+ MFS, and a TaN MFM were characterized to understand their influence on the ferroelectric behavior of Si-doped HfO 2 thin films. HR-XTEM showed that the Si-doped HfO 2 thin films incorporated into the Ge p+ MFS device showed abrupt interfaces with little interfacial layer growth. The lack of an interfacial oxide layer in the Ge p+ MFS devices favored a lower operating voltage when compared to the Si p+ MFIS stack. The ferroelectric Si-doped HfO 2 thin films showed promising characteristics on the Ge substrate with nearly symmetric hysteresis loops, voltage cycling stability, and a P r of 10 μC/cm 2 . We predict that Ge FeFETs based on the MFS device characteristics observed in this study can provide the framework for low-power, high-speed devices with improved retention characteristics for future nonvolatile memory technologies.
